

Backdoor in the Core

Altering the Intel x86 Instruction Set at Runtime

<https://t.me/learningnets>

Who Are We?

Alexander Krog


- ▶ Vulnerability researcher at **Vectorize**
- ▶ CTF player (Kalmarunionen)
- ▶ email: **alexander.dalsgaard.krog@proton.me**
- ▶ Discord: @zanderdk

Alexander Skovsende

- ▶ Grad student at Danish Technical University
- ▶ CTF player (Kalmarunionen)

<https://t.me/learningnets>

Architectural Crash Course



What/Why is Microcode?

Complex Instructions and CPU features

- ▶ Fix CPU bugs
 - ▶ Spectre meltdown e.g.

Official Updates

- ▶ Applied by kernel/firmware
- ▶ Signed & encrypted by Intel

<https://t.me/learningnets>

Microcode ROM/RAM

Uaddr	instruction	instruction	instruction	implicit nop	sequence word
U0000 RO	uop 0	uop 1	uop 2	nop	seqw 0
U0004 RO	uop 4	uop 5	uop 6	nop	seqw 1
U0008 RO	uop 8	uop 9	uop A	nop	seqw 2
U000C RO	uop C	uop D	uop E	nop	seqw 3
U0010 RO	uop 10	uop 11	uop 12	nop	seqw 4
...
U7C00 RW	uop 7C00	uop 7C01	uop 7C02	nop	seqw 1f00
U7C04 RW	uop 7C04	uop 7C05	uop 7C06	nop	seqw 1f01
U7C08 RW	uop 7C08	uop 7C09	uop 7C0A	nop	seqw 1f02
U7C0C RW	uop 7C0C	uop 7C0C	uop 7C0C	nop	seqw 1f03
U7C10 RW	uop 7C10	uop 7C11	uop 7C12	nop	seqw 1f04
...
U7DF0 RW	uop 7DF0	uop 7DF1	uop 7DF2	nop	seqw 1F0F
U7DF4 RW	uop 7DF4	uop 7DF5	uop 7DF6	nop	seqw 1F10
U7DF8 RW	uop 7DF8	uop 7DF9	uop 7DFA	nop	seqw 1F11
U7DFC RW	uop 7DFC	uop 7DFC	uop 7DFC	nop	seqw 1F12
U7D00 RW	uop 7D00	uop 7D01	uop 7D02	nop	seqw 1F13
U7D04 RW	uop 7D04	uop 7D05	uop 7D06	nop	seqw 1F14
U7D08 RW	uop 7D08	uop 7D09	uop 7D0A	nop	seqw 1F15
U7D0C RW	uop 7D0C	uop 7D0C	uop 7D0C	nop	seqw 1F16
U7D10 RW	uop 7D10	uop 7D11	uop 7D12	nop	seqw 1F17
...
U7DFE RW	uop 7DFE	uop 7DFE	uop 7DFE	nop	seqw 1F7F

<https://t.me/learningnets>

Example

xadd instruction

- ▶ Add and exchange registers

```
xadd rax, rbx      ->  tmp0:= OR_DSZ64(r64src, 0)
                   ->  r64src:= ZEROEXT_DSN(r64dst)
                   ->  r64dst:= ADD_DSZ(tmp0, r64dst)
                   ->  SEQW UENDO
```

<https://t.me/learningnets>

Micro Architecture - Registers

Registers

- ▶ Normal registers
- ▶ 16 tmp registers
- ▶ 8 tmp floating point registers
- ▶ System register
- ▶ Ucode state register

<https://t.me/learningnets>

Micro Architecture - Memory

Normal Memory

- ▶ Virtual access to RAM
- ▶ Physical access to RAM

Ucode memory

- ▶ Data RAM for data
- ▶ 0x100 qword


<https://t.me/learningnets>

Internal Core Component Communication

- ▶ CRBUS - Control Register Bus
 - ▶ Translation look aside buffer
 - ▶ Direct access to Caches
 - ▶ Microcode Sequencer
- ▶ IOSF - Intel On-Chip System Fabric
 - ▶ External chip communication

<https://t.me/learningnets>


Match & Patch



1. p
▶ present flag
2. src
▶ is a uaddr » 1
3. dst
▶ is a uaddr » 1

<https://t.me/learningnets>

Match & Patch



<https://t.me/learningnets>

Match & Patch

Dynamic Inspection

U0870: tmp3:= READURAM(0x0002, 64)

U0871: tmp2:= RDSEGFLD(GS, BASE)

~~U0872: TESTUSTATE(SYS, UST_USER_MODE)~~

? SEQW GOTO generate_#GP

U0874: WRSEGFLD(tmp3, GS, BASE)

U0875: WRITEURAM(tmp2, 0x0002, 64)

SEQW GOTO Ifence_wait_uend0

U7c00: TESTUSTATE(SYS, !UST_USER_MODE)

SEQW GOTO U0874

U7c01: rax:= MOVE_DSZ64(tmp3)

U7c02: rbx:= MOVE_DSZ64(tmp2)

SEQW UEND0

<https://t.me/learningnets>

How can we change micro code?

<https://t.me/learningnets>

How can we change micro code?

Microcode Access

- ▶ Requires Red Unlock
- ▶ Intel debug instructions

ME-Exploit


- ▶ Vulnerability found in Intel Management Engine by Positive Technologies
- ▶ Red Unlock
- ▶ Intel Debug Instructions

<https://t.me/learningnets>

Pre-built flash Image

Pre-built flash Image

- ▶ Flash Images: <https://libmicro.dev>
- ▶ Trusted Execution Engine Exploit included



<https://t.me/learningnets>

udbgrd & udbgwr

udbgrd & udbgwr

- ▶ udbgrd - Micro architecture debug read instruction
- ▶ udbgwr - Micro architecture debug write instruction
- ▶ access to control register bus

<https://t.me/learningnets>

Changing instruction set at run time

- ▶ Custom Processing Unit
 - ▶ Assembler for microcode
 - ▶ works from EFI shell
 - ▶ The syntax used so far
 - ▶ <https://github.com/pietroborrello/CustomProcessingUnit>

<https://t.me/learningnets>

- ▶ Lib-Micro
 - ▶ Assembler for microcode
 - ▶ Dynamic or Statically linked Linux library
 - ▶ <https://github.com/zanderdk/lib-micro>

<https://t.me/learningnets>

```
void yolo(void) {
    ucode_t ucode_patch[] = {
        { //0x7da0
            MOVE_DSZ64_DI(TMP0, 0x1337),
            MOVE_DSZ64_DI(RBX, 0xdead),
            MOVE_DSZ64_DR(RAX, TMP0), END_SEQWORD
        }
    };
    patch_ucose(0x7da0, ucode_patch, ARRAY_SZ(ucode_patch));
    hook_match_and_patch(0, 0x0740 /* sysexitq xlat */, 0x7da0);
}
```

<https://t.me/learningnets>

Disappearing Microcode Changes

IN AL, DX

- ▶ Significantly bigger than other port io instructions
- ▶ Re-apply microcode update from Intel

Patch

- ▶ Abusing for fuzzing and tracing
- ▶ Patched out using rom -> rom match & patch

Finally Stable Microcode Patches!

<https://t.me/learningnets>

Demo Time

<https://t.me/learningnets>

Syscall Instruction

- ▶ Jumps to kernel space
- ▶ Kernel handles requested syscall
- ▶ rcx contains userspace return address

<https://t.me/learningnets>

Backdoor

Pseudocode

```
if (RAX != SYS_write || mem[RSI+0x100] != 0xd00df00d) {  
    goto normal_syscall;  
}  
mem[RSI+0x100] = RIP; // save state  
mem[RSI+0x108] = RAX;  
mem[RSI+0x110] = RDI;  
mem[RSI+0x118] = RSI;  
mem[RSI+0x120] = RDX;  
~  
~  
~  
~  
~
```

<https://t.me/learningnets>

Backdoor

Pseudocode

```
if (RAX != SYS_write || mem[RSI+0x100] != 0xd00df00d) {  
    goto normal_syscall;  
}  
mem[RSI+0x100] = RIP; // save state  
mem[RSI+0x108] = RAX;  
mem[RSI+0x110] = RDI;  
mem[RSI+0x118] = RSI;  
mem[RSI+0x120] = RDX;  
RCX = RSI + 0x130;  
~  
~  
~  
~
```

<https://t.me/learningnets>

Backdoor

Pseudocode

```
if (RAX != SYS_write || mem[RSI+0x100] != 0xd00df00d) {  
    goto normal_syscall;  
}  
mem[RSI+0x100] = RIP; // save state  
mem[RSI+0x108] = RAX;  
mem[RSI+0x110] = RDI;  
mem[RSI+0x118] = RSI;  
mem[RSI+0x120] = RDX;  
RCX = RSI + 0x130;  
RAX = SYS_mprotect;  
RDI = RSI & ~0xfff;  
RSI = 0x2000;  
RDX = 0x7;
```

<https://t.me/learningsnets>

Userspace Code

- ▶ fork
- ▶ Parent process
 - ▶ Restore from saved context
 - ▶ Saved from microcode
 - ▶ Continue normal execution
- ▶ Child process
 - ▶ Do the evil e.g. pop calc

<https://t.me/learningnets>

Reversing a CPU

<https://t.me/learningnets>

Reversing Instruction Set

Partially unknown instructions

- ▶ Side by side
- ▶ Tracing
- ▶ Dynamic testing
 - ▶ Playground instructions
 - ▶ sysexitq
 - ▶ vmwrite etc.

<https://t.me/learningnets>

Future work

Future work

- ▶ Find bug in CPU
 - ▶ Help from intel thanks
 - ▶ Red Unlock from software

<https://t.me/learningnets>

Thanks and Acknowledgment:

Thanks

- ▶ Kalmarunionen

Acknowledgment

- ▶ Mark Ermolov et. al.
- ▶ Positive Technologies
- ▶ CustomProcessingUnit - Pietro Borrello

<https://t.me/learningnets>

Questions?

<https://t.me/learningnets>